Intel’s EyeQ 5 vs. Nvidia’s Xavier: Wrong Debate

发布时间:2017-12-07 00:00
作者:Ameya360
来源:Junko Yoshida
阅读量:2224

  Does comparing Intel’s EyeQ 5 with Nvidia’s Xavier make sense? That is the question.

  Nvidia and Intel are engaged in a specsmanship battle over AI chips for autonomous vehicles that reached a new high — or more accurately a new low — when Intel CEO Brian Krzanich recently spoke at an auto show in Los Angeles. Krzanich claimed that EyeQ 5 — designed by Intel subsidiary Mobileye — “can deliver more than twice the deep-learning performance efficiency" than Nvidia’s Xavier SoC.

  After the Intel CEO’s keynote, Danny Shapiro, Nvidia's senior director of automotive, called EE Times from L.A. and cried foul.

  First, Shapiro explained that comparing the two chips with two different rollout dates on two different process nodes (Xavier on 16nm vs. EyeQ5 on 7nm) isn’t kosher.

  According to Shapiro, Xavier, which is “already in bring up now,” will be in volume production in 2019. Intel, in contrast, said that EyeQ 5 is “sampling in 2018, production/volume in 2020, and first customer car in 2021 (BMW iNext).”

  Second, Shapiro pointed out that Nvidia’s Drive PX Xavier’s 30 watts of power consumption at 30 trillion operations per second (TOPS), quoted by Intel, is “for the entire system, CPU, GPU and memory, as opposed to just deep learning cores as in the EyeQ 5.”

  Out of line

  So, was it out of line for Intel to compare EyeQ5 to Xavier?

  “Of course it was,” said Jim McGregor, founder and principal analyst at Tirias Research. But he sees an even a bigger issue in that “nobody is comparing a platform to a platform today,” in autonomous vehicle solutions.

  Indeed, just comparing the specs of the two SoCs alone seems almost silly without discussing what other chips — in addition to the said SoCs — are needed to complete a Level 4 or Level 5 autonomous vehicle platform.

  In our recent interview with Intel, the CPU giant revealed plans to unveil soon “a multi-chip platform for autonomous driving,” which will combine the EyeQ 5 SoC, Intel’s low-power Atom SoCs, and other hardware including I/O and Ethernet connectivity. But the company offered no details on TOPS or watts on the entire platform available yet.

  Simply put, Xavier has a far more powerful AI engine than EyeQ5.

  Mike Demler, senior analyst at the Linley Group, agreed. “Forget the process-node nonsense. To achieve Level 4/5, it starts with the TOPS of the neural-network engine and the compute performance of the CPUs,” he said. “Then you look at the power, because if you don’t have the performance, it really doesn’t matter.”

  If so, why are the two giants fighting tooth and nail to one-up on each other with their SoC specs? The answer is that, while they are still in an early phase of the autonomous vehicle technology battle, neither company wants it said that their solution consumes too much power or is less capable than their rival.

  This escalating specsmanship, however, speaks volume about Intel’s commitment to muscle back into the automotive chip market, noted McGregor.

  McGregor reminded us that Intel was once the dominant supplier of microcontrollers to Ford Motors. Intel’s 8061 microcontrollers and its derivatives were reportedly used in almost all Ford automobiles built from 1983 to 1994. When Ford transitioned from Intel microcontrollers to Motorola, Intel lost presence in the automotive market. By 2005, Intel announced it would discontinue production of all its automotive microcontroller chips.

  Now, Intel is counting on its $15 billion Mobileye acquisition to redeem itself in the automotive world.

  L4/L5 cars need how much TOPS?

  Nvidia insisted that a genuine apples-to-apples comparison on the power efficiency of the two chips can be only made when Xavier and EyeQ5 are compared at 24 TOPS, assuming that both were designed on a 7nm process node.

  Based on these parameters (24TOPS at 7nm), Shapiro calculated, “With our current Xavier product, 24TOPS would consume approximately 12W of power for just the DLA (deep learning acceleration) +GPU.” He added, “If we move from the current 16nm to 7nm, we expect power to be reduced by approximately 40 percent, so that would put Xavier at about 7W.”

  The Nvidia executive concluded, “Hence the accurate chart would be: at 24 TOPs performance, EyeQ 5 is at 10W and Nvidia Xavier is at 7W.”

  Demler doesn’t buy such an argument.

  The debate, he said, isn’t about an SoC-to-SoC spec comparison, but the actual performance necessary for L4/L5 autonomous cars. On one hand, “Intel/Mobileye claim their 24 TOPs is sufficient,” said Demler. On the other hand, Nvidia is “building Pegasus [platform] to max out at 320 TOPS.” At issue are, said Demler: “Who has more L4/L5 engagements? How much performance will we need?” Demler said, “Nobody knows, even if Mobileye thinks they do.”

  Moving targets

  When Nvidia originally announced the Xavier chip, the company quoted 20TOPS at 20W. But now, Nvidia is saying it’s 30TOPS at 30W. What happened?

  While acknowledging its originally announced spec, Shapiro explained, “if we cranked the clocks we can scale to 30TOPS at 30W.”

  Similarly, Intel today seems to quote an EyeQ 5 SoC spec very different from what was originally announced by Mobileye, before it was acquired by Intel.

  EyeQ 5, according to Mobileye’s initial announcement, would have processing power of 12 Tera operations per second at power consumption below 5W. But last week when EE Times talked to Jack Weast, Intel's principal engineer and chief architect of autonomous driving solutions, he described EyeQ 5 delivering 24TOPS at 10W.

  Asked when and how the SoC’s performance suddenly doubled, an Intel spokeswoman told us that Intel is now planning to deliver multiple EyeQ 5’s, “including the 12TOPs SKU announced previously and the 24TOPS SKU we compared to the Nvidia Xavier product.”

  Pressed to explain if this means there are two cores integrated inside EyeQ5 24TOPS, or that Intel is using two chips inside a system, the Intel spokeswoman declined to elaborate. She said, “I can’t comment on how we came up with that level of TOPS yet. We’ll have more details on architecture and platform going into CES.”

  Meanwhile, Demler was told by Mobileye that “to support Level 4/5, they will use two EyeQ 5s.”

  The analyst community is in agreement that the target of Mobileye-designed EyeQ 5 performance is too low compared to Nvidia’s Xavier. Demler described the two EyeQ5’s as “just the ‘eyes’ of the system.” In Intel’s upcoming platform, the brains will come from Atom SoCs.

  “EyeQ has relatively weak old MIPS CPUs compared to Nvidia’s custom ARMv8 CPUs (eight of them in Xavier),” noted Demler. “Those custom ARM cores deliver very powerful ‘brains,’ so you don’t need an Atom or Xeon. Therefore, Intel shouldn’t deny that its ‘PC’ processors come into play.”

  In short, Demler agreed with Nvidia’s Shapiro, saying that Nvidia’s Xavier offers DLA and GPU, while EyeQ5 provides “specialized computer-vision cores.”

  So, if Xavier vs. EyeQ5 is an apples-to-oranges comparison, as many industry observers pointed out, what should be used for more accurate comparison?

  Demler took a shot by suggesting to “match up Drive PX with the equivalent of Intel’s Go system.” Intel’s Go system is a development platform for autonomous driving.

  “Remove the FPGAs Intel originally described and drop in EyeQ processors. That’s what they’re building for BMW,” Demler surmised. “So let’s say a minimum performance dual-EyeQ5 + Atom = ~50 watts (just a rough estimate) with 40 TOPs of neural network performance, compared to dual Xavier at 60TOPS/60Watts. That’s a more apples/apples comparison. You can’t leave the Intel brain chip out of the equation.”

  Power efficiency

  Phil Magney, founder and principal advisor for Vision Systems Intelligence (VSI), told EE Times that both Intel and Nvidia “are making a bigger deal out of this than may be necessary.”

  While all this specsmanship was originally about the power efficiency of the rival SoCs, Magney said, “I would expect most L4/L5 vehicles are going to have electric powertrains so the wattage may be a moot point.”

  He observed that when Tesla switched from Mobileye to Nvidia with autopilot, “we saw no noticeable degradation in range. So electric powertrains will handle this without much impact.”

  In Magney's opinion, “The same could be said for 48-volt architectures and mild hybrids since they have the capacity to handle greater loads. On the other hand, a traditional ICE would take a hit but this hit would be at the expense of fuel efficiency and emissions.”

  Nvidia’s Shapiro disagreed. He acknowledged that power consumption does matter. “If a robotic car is expected to drive for nine hours per day, you want to be as energy efficient as possible, because it will eventually affect the EV’s range."

  Noting that fully automated vehicles “will have redundancies in most of the systems including the AV systems,” Magney estimated, “Couple two of everything and that adds to massive loads on the electrical systems.” However, he remains more optimistic. “Battery technologies and battery management are improving and so too are ranges so this problem gets solved in time.”

(备注:文章来源于网络,信息仅供参考,不代表本网站观点,如有侵权请联系删除!)

在线留言询价

相关阅读
Intel’s Advanced Packaging, Led by EMIB-T, Set to Hit Its Stride in 2029; DRAM Manufacturing Ruled Out
  Intel is gaining momentum in advanced packaging, with tech giants such as Google reportedly showing interest in its EMIB (Embedded Multi-die Interconnect Bridge) technology amid ongoing CoWoS supply constraints. Citing CFO David Zinsner’s remarks at Deutsche Bank’s 2026 Technology Conference on August 26, Investing.com reports that Intel expects advanced packaging revenue, led primarily by EMIB-T, to ramp in 2H27, become a steady contributor in 2028 and hit its stride in 2029.  Memory was another key topic at the conference, as AI reshapes the strategic importance of memory. Tom’s Hardware previously reported that Intel CEO Lip-Bu Tan had hinted at a potential return to the memory market. Zinsner, however, clarified that Intel has no plans to re-enter DRAM manufacturing, according to Investing.com.  Advanced Packaging Eyes 40% Gross Margin  Notably, Zinsner highlighted the scale and profitability potential of Intel’s expanding advanced packaging business. According to Investing.com, the opportunity could be worth several billion dollars per customer annually, with the business targeting around 40% gross and 30% operating margins. Its relatively low capital intensity versus front-end manufacturing could also support strong ROIC, he added.  In Zinsner’s words, Intel is “already eating our own dog food” with EMIB, indicating that the company is already deploying the technology in its own products. Building on EMIB, EMIB-T eliminates the need for an interposer, further enhancing the technology’s appeal and potential for broader adoption, he said.  According to Wccftech, Intel’s Clearwater Forest, or Xeon 6+, CPU features twelve EMIB tiles using 2.5D packaging. The design integrates three active base tiles with two I/O tiles and twelve compute tiles. The I/O tiles are built on Intel 7, while the active base tiles use Intel 3 and the compute chiplets are manufactured on Intel 18A, the report explains.  SK hynix Veteran’s Appointment Signals Intel’s Packaging Push  Lip-Bu Tan’s appointment of former SK hynix CEO Seok-Hee Lee as Intel Foundry’s executive vice president could fuel speculation that Intel is considering a return to memory manufacturing. However, according to an Investing.com transcript, Intel CFO David Zinsner instead pointed to Lee’s appointment as a strong vote of confidence in the growth potential of EMIB-T.  Bringing in an executive of Lee’s caliber to lead the business underscores Intel’s confidence in the opportunity and its long-term prospects, he added.  Intel Stays Out of DRAM Manufacturing  Notably, while Intel is developing memory-related technologies such as XHBM and Z-angle Memory (ZAM), Zinsner pushed back on speculation that the chipmaker plans to return to memory manufacturing.  According to Investing.com, he said Intel has no plans to resume DRAM production. Instead, Intel is working with three major memory players on AI-focused products and architectures designed to ease memory bottlenecks. Management emphasized that the company’s focus will remain on system-level memory solutions rather than manufacturing memory itself, according to the Investing.com transcript.
2026-08-31 16:02 阅读量:362
Intel Patent Reveals XBM Matching HBM4 Footprint Without Interposers; Commercialization Seen After 2030
  As AI chip demand surges, existing high-bandwidth memory (HBM) is facing supply and cost challenges, prompting the search for alternative memory technologies. According to Tom’s Hardware, an Intel patent application published on July 2, 2026 reveals the company’s proposed cross-batch memory (XBM) architecture, designed to ease the packaging and cost bottlenecks of today’s interposer-based HBM. The report states that the design aims to match HBM4’s footprint while replacing conventional DRAM and its ultra-wide interface with back-end-of-line (BEOL) transistors and serial Universal Chiplet Interconnect Express (UCIe) links.  As noted by Wccftech, XBM is expected to target commercialization after 2030, in line with ZAM, the memory architecture Intel is co-developing with SoftBank subsidiary SAIMEMORY.  XBM Architecture and Advantages  The proposed architecture centers on DRAM blocks connected to a UCIe I/O block operating at 32 GT/s, with the I/O routed through the base die. According to Wccftech, each XBM stack provides a die capacity ranging from 0.5GB to 5GB. Each sub-channel consists of 12 data blocks, with up to 96 data blocks in an 8-high XBM stack and 192 in a 16-high stack. These channels operate at 2GHz. The report also notes that XBM can be implemented in multiple package configurations, including Memory-on-Package (MoP), enabling higher bandwidth and capacity in smaller form-factor designs.  Notably, the memory die uses 1T1C (one transistor, one capacitor) back-end DRAM, with transistors fabricated in the back-end-of-line (BEOL) metal layers rather than front-end silicon, Wccftech says. According to the report, this significantly improves area efficiency, allowing more space for TSVs (Through-Silicon Via) and enabling higher memory density and bandwidth.  Competitive and Ecosystem Challenges  The global HBM market is currently dominated by South Korean suppliers. As Global Economic News points out, conventional HBM incurs high manufacturing costs due to the micro-bump processes used to vertically stack DRAM dies, while silicon interposers add significant routing complexity and cost. Intel’s proposed XBM architecture is designed to address these limitations.  However, Global Economic News also notes that Intel’s proposal is unlikely to immediately shift the industry’s competitive landscape. SK hynix and Samsung Electronics have spent several years developing cost-saving technologies, including standard chiplets, UCIe, and fan-out packaging, to reduce interposer costs. The report further notes that platform compatibility and software ecosystems remain major barriers to adoption. The global AI accelerator ecosystem, led by NVIDIA, is currently optimized for the existing HBM architecture and wide-bandwidth parallel interfaces, making a transition to alternative memory architectures more challenging.
2026-07-09 11:24 阅读量:642
Intel Reportedly Weighs Dual-Side Power Delivery for 14A2 to Boost Chip Density in Race With TSMC, Samsung
  Intel is reportedly refining its 1.4nm roadmap with a new power delivery architecture. According to ETNews, sources say the company originally planned to rely exclusively on its PowerDirect back-side power delivery network (BSPDN) for the baseline 14A node. However, Intel is now reportedly considering a dual-side architecture for the follow-on 14A2 process that combines both front-side and back-side power delivery.  The report says the architectural change is driven by lithography limitations as Intel pushes the pitch of its lowest metal layer (M0) to around 21nm, where stochastic defects become increasingly difficult to manage.  Intel has previously said it aims to increase chip density by 1.3× over 18A to compete with TSMC’s N2/A14 and Samsung’s SF2Z. While 14A targets an M0 pitch of approximately 28nm, industry analysis cited by the report suggests the follow-on 14A2 could reduce it to around 21nm. The report says the resulting density gains would help justify the use of High-NA EUV lithography systems, despite requiring double patterning, which cost hundreds of billions of Korean won.  The challenge, however, is that shrinking circuit lines below 21nm causes interconnect resistance to rise exponentially. The report says the nano Through-Silicon Via (nTSV) infrastructure built for back-side power delivery alone may no longer meet the current density requirements of the transistors, leading to severe IR drop, or voltage loss. Intel is therefore expected to keep the back-side power delivery network as the primary power path while repurposing portions of the front-side metal layers to carry supplemental power and clock signals.  The report says the hybrid architecture is a design compromise aimed at preserving sufficient power margin as Intel pushes toward more aggressive scaling while confronting lithography limitations. Although it adds routing complexity, the approach is viewed as necessary to achieve the targeted 21nm M0 pitch.  Intel’s reported move also comes as TSMC advances its Super Power Rail (SPR) backside power delivery roadmap, with A16 slated for volume production in 2027 and A12 targeted for 2029, both incorporating the technology for AI and HPC applications, according to Tom’s Hardware.  Roadmap Comparison  The ETNews report also highlights Intel’s tight development timeline. According to its roadmap, the 14A process is scheduled to enter risk production in 2028, followed by volume production in 2029. Intel is also expected to distribute version 0.9 of its 14A Process Design Kit (PDK) to external customers in October, the report adds.  By the time Intel reaches risk production, however, TSMC is expected to already be shipping commercial products built on its A14 process. The report notes that TSMC had already achieved stable yields on its N2 process during 2025–2026 and entered the market in line with Apple’s product launch schedule. As for Samsung, The Elec reports that the company has recently reaffirmed plans to begin mass production of its 1.4nm process in 2029, followed by the enhanced SF1.4+ node in 2030.
2026-07-07 11:21 阅读量:759
Intel Taps SK hynix Ex-CEO as Foundry EVP to Lead Advanced Packaging Push as EMIB, HBI Scale Up
  Intel CEO Lip-Bu Tan is accelerating the company’s foundry ambitions, continuing to recruit seasoned talent from across the chip industry. The latest move is the appointment of Seok-Hee Lee as Executive Vice President of Intel Foundry, according to an Intel announcement on June 18.  Notably, Lee joins Intel after serving as president and CEO of SK On and previously leading SK hynix. A semiconductor industry veteran, he also held engineering leadership roles at Intel and in academia, bringing deep expertise in advanced process technologies and large-scale manufacturing, according to the press release.  Reporting directly to Tan, Lee will oversee advanced packaging, system integration, back-end technology development, and manufacturing, as noted by the company. Intel said the appointment is aimed at strengthening its system-level innovation capabilities and supporting the next phase of its foundry expansion.  Tan also underscored Lee’s pivotal role in advancing Intel’s next-generation packaging strategy.“As we prepare to scale advanced packaging technologies, including EMIB-T and HBI, for high-volume production, Seok-Hee is the ideal leader to drive the growth of this strategically important business,” Tan said.  The appointment, as Reuters points out, comes after U.S. President Donald Trump announced earlier that Apple had agreed to collaborate with Intel on designing and manufacturing chips in the United States, providing a potential boost to Intel’s foundry business.  A previous Reuters report, citing The Information, also reported that Google has tapped Intel to manufacture more than 3 million TPUs in 2028, while NVIDIA is evaluating Intel’s 18A process and advanced packaging technologies for a next-generation multi-die GPU design.  Meanwhile, Intel Foundry EVP Naga Chandrasekaran will continue reporting to CEO Lip-Bu Tan, overseeing front-end technology development and manufacturing as Intel accelerates the ramp of Intel 18A, Intel 14A and future process nodes. He will also retain responsibility for design enablement and customer-facing business operations, supporting Intel Foundry’s long-term growth.  Intel’s Talent Offensive Continues  Lee’s appointment marks the latest in a series of high-profile hires since Lip-Bu Tan took the helm at Intel. Reuters notes that the company bolstered its foundry ambitions in April by recruiting Samsung foundry veteran Shawn Han to support its contract manufacturing business.  The hiring drive began earlier. In late 2025, Intel brought in former TSMC senior vice president Wei-Ren Lo as executive vice president overseeing manufacturing and packaging amid controversy surrounding alleged sub-2nm trade secrets. Intel said Lo’s return was part of its broader transformation effort, with the veteran executive bringing back nearly two decades of experience gained at Intel before joining TSMC.
2026-06-22 10:51 阅读量:687
  • 一周热料
  • 紧缺物料秒杀
型号 品牌 询价
TL431ACLPR Texas Instruments
MC33074DR2G onsemi
BD71847AMWV-E2 ROHM Semiconductor
RB751G-40T2R ROHM Semiconductor
CDZVT2R20B ROHM Semiconductor
型号 品牌 抢购
STM32F429IGT6 STMicroelectronics
BP3621 ROHM Semiconductor
TPS63050YFFR Texas Instruments
IPZ40N04S5L4R8ATMA1 Infineon Technologies
ESR03EZPJ151 ROHM Semiconductor
BU33JA2MNVX-CTL ROHM Semiconductor
热门标签
ROHM
Aavid
Averlogic
开发板
SUSUMU
NXP
PCB
传感器
半导体
相关百科
关于我们
AMEYA360微信服务号 AMEYA360微信服务号
AMEYA360商城(www.ameya360.com)上线于2011年,现 有超过3500家优质供应商,收录600万种产品型号数据,100 多万种元器件库存可供选购,产品覆盖MCU+存储器+电源芯 片+IGBT+MOS管+运放+射频蓝牙+传感器+电阻电容电感+ 连接器等多个领域,平台主营业务涵盖电子元器件现货销售、 BOM配单及提供产品配套资料等,为广大客户提供一站式购 销服务。

请输入下方图片中的验证码:

验证码