Intel/Saffron AI Plan Sidesteps Deep Learning

发布时间:2017-10-24 00:00
作者:Ameya360
来源:Junko Yoshida
阅读量:1552

  Intel’s $1 billion investment in the AI ecosystem is one of the well-publicized talking points at the processor company. The Intel empire boasts a breadth of AI technologies it has amassed by acquisition and Intel Capital investments in AI startups.

  The acquired companies seemingly useful to Intel’s AI ambitions thus far include Altera (2015), Saffron (2015), Nervana (2016), Movidius (2016) and Mobileye (2017). Intel Capital has also fattened its AI portfolio with startups Mighty AI, Data Robot, Lumiata, CognitiveScale, Aeye Inc., Element AI and others.

  Unclear is how Intel is going to stitch all this together.

  With AI innovation still in its early days, Intel’s apparent scattershot approach to AI strategy might be justified. We might still have to wait a while for a more coherent narrative to emerge.

  Intel has talked up its AI hardware portfolio more often than its overall AI strategy. Typically, Intel announced this week that it will shipbefore the end of the year the Nervana Neural Network Processor (NNP), formerly known as “Lake Crest.” Naveen Rao, formerly CEO and cofounder of Nervana, and now Intel’s vice president and general manager of AI products, describes NNP as featuring “a purpose built architecture for deep learning.”

  Intel has other ammunition when it comes to AI chips, including Xeon family, FPGAs (from Altera), Mobileye (for automotive) and Movidius (for machine learning at the edge).

  However, Intel has been reticent about AI applications or exactly which fields of AI where it will focus. AI is a realm both broad and deep. Among Intel’s sprawl of acquisitions, the biggest mystery might be Saffron.

  It was hard not to notice earlier this month when Intel announced a new product called the Intel Saffron Anti-Money Laundering (AML) Advisor. The product isn’t hardware, although AML apparently runs on Xeon processors, but a tool for investigators and analysts to ferret out financial crimes.

  Earlier this week, EE Times had a chat with Elizabeth Shriver-Procell, director, financial industry solutions at Saffron Technology, to learn about the AI technologies behind Saffron’s product, and what she sees as Saffron’s gain in becoming an Intel company.

  Mainly, though, we wanted to know what a long-time financial crime-fighter like Shriver-Procell is doing inside the world’s largest CPU company.

  EE Times: Tell us a little bit about yourself. I hear you are an expert on financial analytics, working at various companies and agencies including the Treasury Department.

  Shriver-Procell: I am a lawyer, with the focus of my work on fighting financial crimes. I’ve worked at international consultancies and various financial institutions. Most recently, I was at Bank of America. I joined Saffron earlier this year. Yes, I also worked at the U.S. Treasury as a program manager for analytics development.

  EE Times: So before coming to Saffron, did you use Saffron’s products?

  Shriver-Procell: Some organizations I was associated with — including some clients at consulting companies — have used Saffron. I’ve been intrigued by the platform, so when this opportunity came up, I took it.

  EE Times: So, what exactly does Saffron offer?

  Shriver-Procell: Saffron was always sold and marketed as an ‘analytic platform’ customizable for broader applications. Users include supply chains, banks and insurance companies.

  EE Times: With the launch of Intel Saffron Anti-Money Laundering Advisor, has anything changed in Saffron’s platform approach?

  Shriver-Procell: We’re now rolling out specific products for specific applications.

  Different branch of AI

  EE Times: I suspect the primary reason for Intel to acquire Saffron was more to do with getting their hands on Saffron’s AI technologies, rather than solving financial crimes (although it’s a worthy cause). Tell us a little bit about what kind of AI expertise Saffron has designed and uses for what you do. And how is that different from other AI technologies?

  Shriver-Procell: At Saffron, the AI technology we use is called Associative Memory AI, which is a different branch of artificial intelligence from Deep Learning. Associative memory AI is very good at looking at a large volume of data – and a high variety of data – and discern signatures or patterns out of databases that are so far apart. It unifies structured and unstructured data from enterprise systems, email, web and other data sources.

  EE Times: Give us examples.

  Shriver-Procell: Take the example of a banking customer named Mary. Mary goes to London every other week and shops at Liberty store. John, who lives in a different country goes to London about the same time when Mary is there, and does something entirely different. Is there any relationship between the two? What are the commonalities between the two? Can we take a look at their IP addresses? Do we find any similarities in their log-in patterns? Is there anything that shows if any nefarious activities are going on there?

  EE Times: So, the point is that Associative Memory AI can take a look at so many seemingly unrelated databases at the same time.

  Shriver-Procell: Not only that, it gets the job — otherwise very time-consuming — done very quickly. While it takes a lot of training for Deep Learning to work, Associative Memory AI does not need to be trained. This AI does rapid, one-shot learning. It’s a model-free AI.

  EE Times: In the press release, you talk about Saffron’s “white box AI.” Please explain.

  Shriver-Procell: By “white box AI,” we’re talking about transparency. We can explain how we have arrived at a certain conclusion. In the past, financial institutions acquired a model-based, vendor-supplied solution for fraud detections. We call it a “black box” because users have no idea how their software has worked inside the black box. When regulators ask financial institutions how they came to a conclusion, they can’t really explain it. They can’t see what’s inside the black box, and they can’t tell if it was working properly.

  In highly regulated industries, it’s critical for financial institutions to be able to provide transparency in their data.

  EE Times: Interesting. That sounds like almost the opposite of Deep Learning AI. Some safety experts worry that when Deep Learning AI deployed in autonomous vehicles makes a certain decision turning a corner, for example, carmakers can’t explain why the AI made its decision. The lack of transparency in the learning process makes it tough for carmakers to validate the safety of autonomous cars.

  Shriver-Procell: I think it’s important to recognize that there are different approaches to AI. When Intel’s CEO talks about unlocking the promise of AI, he says that we may try new things. We need to explore new learning paradigms.

  EE Times: Do you see that any of those different branches of AI converging at one point?

  Shriver-Procell: I think they are complementary. As we see a growing trend for blending of applications, I think multiple types of AI will be able to address the needs presented by a spectrum of applications.

  EE Times: Tell us more about your new products.

  Shriver-Procell: As I said before, Saffron always sold its product as a platform. Now, as we are finding specific needs in specific market segments, we’ve decided to roll out a specific solution as a product that can meet the market’s challenges.

  Saffron has always held a very strong position in the financial market backed by its experience in finding financial crimes. By unifying structured and unstructured data linked into a 360-degree view, we can make sense of the patterns found across boundaries wherever the data is stored.

  We also announced that the Bank of New Zealand has just joined the Intel Saffron Early Adopter Program. This is designed for those institutions interested in innovation in financial services by taking advantage of the latest advancements in associative memory artificial intelligence.

  EE Times: What do you think Saffron has gained by becoming an Intel company?

  Shriver-Procell: The benefits of joining Intel are great. We’re talking about serious problems that large financial institutions are fighting. In order to be able to support them, you need all the power and support that a large corporation like Intel brings to bear. We also need the full support of Intel as a technology partner as we create new capabilities and applications on the Saffron platform, and make them scalable and extensible. As AI rapidly advances, you can’t overlook the significance of exploring new things, new ways to do AI.

  AI in its infancy

  After the interview with Saffron, EE Times got in touch with a few analysts to see how they view the state of AI technology development.

  Jim McGregor, founder and principal analyst at Tirias Research, observed, “There are many different types of learning (supervised, unsupervised), different types of digital neural networks (deep learning; holographic associated memory — also referred to as just associative memory, inference models), different hardware solutions for AI (CPUs, GPUS, DSPs, FPGAs, TPUs, Quantum processors), and a plethora of different software frameworks. So, mapping out all the AI solutions is like mapping out a tree that has new branches springing out every day.”

  Paul Teich, principal analyst at Tirias Research, concurred. “New classes of learning and AI algorithms are still emerging at a frightening rate.” He added, “That means we are still fairly far away from locking in efficient full-custom silicon. General purpose silicon rules during times of radical change. That is why GPUs, FPGAs, and coprocessor style matrix math accelerators (NVIDIA's Tensor Core and Google's TPU2 are in this bucket) will dominate until we get farther down the road in selecting best in class algorithms and best practices for model development and deployment.”

  Do we see some of those different branches of AI in the future working together?

  McGregor said, “This is a great question.” As he sees it now, “Most of the effort is being put on Centralized Intelligence and Hybrid Intelligence, where everything is done in the cloud for split between the cloud for learning and the edge devices for inference. A few companies like Microsoft are working on distributed intelligence where the intelligence can be spread amongst multiple resources, such as data centers for deep learning.”

  In his opinion, “The future will require Collective Intelligence where all these intelligent solutions work together. We do see the future as being one of collective intelligence.” But he noted, “When and how we get there has yet to be determined. Which solution has priority? What do you do when these solutions do not agree? How do you collectively share information between drastically different frameworks and neural networks (even creating two neural networks that look the same using the same data is next to impossible)? These are all issues that will have to be worked out.”

  McGregor added, “I'm not surprised to see Intel starting with [Saffron], because the financial industry will be one of the industries that drive us toward collective intelligence because of its importance to the global economy.”

  Now that Intel is offering Saffron’s Anti-Money Laundering Advisor as “a product” in the financial market, does this mean that Intel is taking a step — somewhat akin to IBM — toward a “service business model” rather than just sticking to the chip business?

  McGregor believes it is. “Intel has done this before and tends to swing back and forth between being a solutions vendor and a technology vendor, but in the case of AI, you almost have to be a solutions vendor because of the need for both hardware and software, and Intel has invested in both.”

(备注:文章来源于网络,信息仅供参考,不代表本网站观点,如有侵权请联系删除!)

在线留言询价

相关阅读
Intel Patent Reveals XBM Matching HBM4 Footprint Without Interposers; Commercialization Seen After 2030
  As AI chip demand surges, existing high-bandwidth memory (HBM) is facing supply and cost challenges, prompting the search for alternative memory technologies. According to Tom’s Hardware, an Intel patent application published on July 2, 2026 reveals the company’s proposed cross-batch memory (XBM) architecture, designed to ease the packaging and cost bottlenecks of today’s interposer-based HBM. The report states that the design aims to match HBM4’s footprint while replacing conventional DRAM and its ultra-wide interface with back-end-of-line (BEOL) transistors and serial Universal Chiplet Interconnect Express (UCIe) links.  As noted by Wccftech, XBM is expected to target commercialization after 2030, in line with ZAM, the memory architecture Intel is co-developing with SoftBank subsidiary SAIMEMORY.  XBM Architecture and Advantages  The proposed architecture centers on DRAM blocks connected to a UCIe I/O block operating at 32 GT/s, with the I/O routed through the base die. According to Wccftech, each XBM stack provides a die capacity ranging from 0.5GB to 5GB. Each sub-channel consists of 12 data blocks, with up to 96 data blocks in an 8-high XBM stack and 192 in a 16-high stack. These channels operate at 2GHz. The report also notes that XBM can be implemented in multiple package configurations, including Memory-on-Package (MoP), enabling higher bandwidth and capacity in smaller form-factor designs.  Notably, the memory die uses 1T1C (one transistor, one capacitor) back-end DRAM, with transistors fabricated in the back-end-of-line (BEOL) metal layers rather than front-end silicon, Wccftech says. According to the report, this significantly improves area efficiency, allowing more space for TSVs (Through-Silicon Via) and enabling higher memory density and bandwidth.  Competitive and Ecosystem Challenges  The global HBM market is currently dominated by South Korean suppliers. As Global Economic News points out, conventional HBM incurs high manufacturing costs due to the micro-bump processes used to vertically stack DRAM dies, while silicon interposers add significant routing complexity and cost. Intel’s proposed XBM architecture is designed to address these limitations.  However, Global Economic News also notes that Intel’s proposal is unlikely to immediately shift the industry’s competitive landscape. SK hynix and Samsung Electronics have spent several years developing cost-saving technologies, including standard chiplets, UCIe, and fan-out packaging, to reduce interposer costs. The report further notes that platform compatibility and software ecosystems remain major barriers to adoption. The global AI accelerator ecosystem, led by NVIDIA, is currently optimized for the existing HBM architecture and wide-bandwidth parallel interfaces, making a transition to alternative memory architectures more challenging.
2026-07-09 11:24 阅读量:345
Intel Reportedly Weighs Dual-Side Power Delivery for 14A2 to Boost Chip Density in Race With TSMC, Samsung
  Intel is reportedly refining its 1.4nm roadmap with a new power delivery architecture. According to ETNews, sources say the company originally planned to rely exclusively on its PowerDirect back-side power delivery network (BSPDN) for the baseline 14A node. However, Intel is now reportedly considering a dual-side architecture for the follow-on 14A2 process that combines both front-side and back-side power delivery.  The report says the architectural change is driven by lithography limitations as Intel pushes the pitch of its lowest metal layer (M0) to around 21nm, where stochastic defects become increasingly difficult to manage.  Intel has previously said it aims to increase chip density by 1.3× over 18A to compete with TSMC’s N2/A14 and Samsung’s SF2Z. While 14A targets an M0 pitch of approximately 28nm, industry analysis cited by the report suggests the follow-on 14A2 could reduce it to around 21nm. The report says the resulting density gains would help justify the use of High-NA EUV lithography systems, despite requiring double patterning, which cost hundreds of billions of Korean won.  The challenge, however, is that shrinking circuit lines below 21nm causes interconnect resistance to rise exponentially. The report says the nano Through-Silicon Via (nTSV) infrastructure built for back-side power delivery alone may no longer meet the current density requirements of the transistors, leading to severe IR drop, or voltage loss. Intel is therefore expected to keep the back-side power delivery network as the primary power path while repurposing portions of the front-side metal layers to carry supplemental power and clock signals.  The report says the hybrid architecture is a design compromise aimed at preserving sufficient power margin as Intel pushes toward more aggressive scaling while confronting lithography limitations. Although it adds routing complexity, the approach is viewed as necessary to achieve the targeted 21nm M0 pitch.  Intel’s reported move also comes as TSMC advances its Super Power Rail (SPR) backside power delivery roadmap, with A16 slated for volume production in 2027 and A12 targeted for 2029, both incorporating the technology for AI and HPC applications, according to Tom’s Hardware.  Roadmap Comparison  The ETNews report also highlights Intel’s tight development timeline. According to its roadmap, the 14A process is scheduled to enter risk production in 2028, followed by volume production in 2029. Intel is also expected to distribute version 0.9 of its 14A Process Design Kit (PDK) to external customers in October, the report adds.  By the time Intel reaches risk production, however, TSMC is expected to already be shipping commercial products built on its A14 process. The report notes that TSMC had already achieved stable yields on its N2 process during 2025–2026 and entered the market in line with Apple’s product launch schedule. As for Samsung, The Elec reports that the company has recently reaffirmed plans to begin mass production of its 1.4nm process in 2029, followed by the enhanced SF1.4+ node in 2030.
2026-07-07 11:21 阅读量:381
Intel Taps SK hynix Ex-CEO as Foundry EVP to Lead Advanced Packaging Push as EMIB, HBI Scale Up
  Intel CEO Lip-Bu Tan is accelerating the company’s foundry ambitions, continuing to recruit seasoned talent from across the chip industry. The latest move is the appointment of Seok-Hee Lee as Executive Vice President of Intel Foundry, according to an Intel announcement on June 18.  Notably, Lee joins Intel after serving as president and CEO of SK On and previously leading SK hynix. A semiconductor industry veteran, he also held engineering leadership roles at Intel and in academia, bringing deep expertise in advanced process technologies and large-scale manufacturing, according to the press release.  Reporting directly to Tan, Lee will oversee advanced packaging, system integration, back-end technology development, and manufacturing, as noted by the company. Intel said the appointment is aimed at strengthening its system-level innovation capabilities and supporting the next phase of its foundry expansion.  Tan also underscored Lee’s pivotal role in advancing Intel’s next-generation packaging strategy.“As we prepare to scale advanced packaging technologies, including EMIB-T and HBI, for high-volume production, Seok-Hee is the ideal leader to drive the growth of this strategically important business,” Tan said.  The appointment, as Reuters points out, comes after U.S. President Donald Trump announced earlier that Apple had agreed to collaborate with Intel on designing and manufacturing chips in the United States, providing a potential boost to Intel’s foundry business.  A previous Reuters report, citing The Information, also reported that Google has tapped Intel to manufacture more than 3 million TPUs in 2028, while NVIDIA is evaluating Intel’s 18A process and advanced packaging technologies for a next-generation multi-die GPU design.  Meanwhile, Intel Foundry EVP Naga Chandrasekaran will continue reporting to CEO Lip-Bu Tan, overseeing front-end technology development and manufacturing as Intel accelerates the ramp of Intel 18A, Intel 14A and future process nodes. He will also retain responsibility for design enablement and customer-facing business operations, supporting Intel Foundry’s long-term growth.  Intel’s Talent Offensive Continues  Lee’s appointment marks the latest in a series of high-profile hires since Lip-Bu Tan took the helm at Intel. Reuters notes that the company bolstered its foundry ambitions in April by recruiting Samsung foundry veteran Shawn Han to support its contract manufacturing business.  The hiring drive began earlier. In late 2025, Intel brought in former TSMC senior vice president Wei-Ren Lo as executive vice president overseeing manufacturing and packaging amid controversy surrounding alleged sub-2nm trade secrets. Intel said Lo’s return was part of its broader transformation effort, with the veteran executive bringing back nearly two decades of experience gained at Intel before joining TSMC.
2026-06-22 10:51 阅读量:420
Intel Says 18A May Reach Strong Margins by 2027; Notebook Chips on the Node Mark Fastest Ramp in 5 Years
  Intel is betting heavily on 18A to support the company’s turnaround plan. According to The Register, Chief Financial Officer David Zinsner said that early last year Intel faced the challenge of trying to improve both performance and yield at the same time. The company later shifted its focus to stabilizing performance first, and with that objective largely achieved, it is now concentrating on improving yield month by month.  Zinsner said Intel’s goal is to achieve yield levels that support strong margins, adding that the company is currently ahead of schedule to reach that target by the end of 2027, as the report highlights. He added that after Lip-Bu Tan joined the company, Intel began sharing more manufacturing data with its vendors. The increased collaboration helped improve yields and made a dramatic difference.  Looking beyond 18A, Zinsner also expressed confidence in Intel’s 14A. According to the report, he said the company has adopted a more aggressive approach than it did with 18A, adding that yield and performance metrics are currently ahead of where 18A was at the same stage of development.  Intel 3 and 18A Supply Set to Rise Amid Strong CPU Demand  In addition to providing an update on Intel’s manufacturing roadmap, Zinsner highlighted growing supply from Intel 3 and 18A, according to Seeking Alpha. As cited by the report, he said Intel expects a meaningful increase in supply from both Intel 3 and 18A over the coming quarters to meet rising demand. He added that 18A-based notebook processors are ramping quickly and represent the company’s fastest-ramping product launch in at least the past five years.  The company is also seeing rising CPU demand. According to The Register, Zinsner said it remains difficult to predict the full extent of future growth, but he expects the market to be substantial. He said the key challenge at present is supply, adding that Intel sees sufficient demand in the market and should be able to grow data center revenue meaningfully if it executes successfully on planned supply ramps.
2026-06-05 10:40 阅读量:636
  • 一周热料
  • 紧缺物料秒杀
型号 品牌 询价
CDZVT2R20B ROHM Semiconductor
MC33074DR2G onsemi
BD71847AMWV-E2 ROHM Semiconductor
RB751G-40T2R ROHM Semiconductor
TL431ACLPR Texas Instruments
型号 品牌 抢购
ESR03EZPJ151 ROHM Semiconductor
IPZ40N04S5L4R8ATMA1 Infineon Technologies
TPS63050YFFR Texas Instruments
BU33JA2MNVX-CTL ROHM Semiconductor
BP3621 ROHM Semiconductor
STM32F429IGT6 STMicroelectronics
热门标签
ROHM
Aavid
Averlogic
开发板
SUSUMU
NXP
PCB
传感器
半导体
相关百科
关于我们
AMEYA360微信服务号 AMEYA360微信服务号
AMEYA360商城(www.ameya360.com)上线于2011年,现 有超过3500家优质供应商,收录600万种产品型号数据,100 多万种元器件库存可供选购,产品覆盖MCU+存储器+电源芯 片+IGBT+MOS管+运放+射频蓝牙+传感器+电阻电容电感+ 连接器等多个领域,平台主营业务涵盖电子元器件现货销售、 BOM配单及提供产品配套资料等,为广大客户提供一站式购 销服务。

请输入下方图片中的验证码:

验证码