Samsung, Intel Back Process Control Vendor

发布时间:2017-09-29 00:00
作者:Ameya360
来源:Dylan McGrath
阅读量:1930

  A group of chip companies led by Samsung and Intel have invested $11.2 million in a supplier of semiconductor manufacturing process control systems.

  The series C venture round was led by Samsung Venture Investment Corp., the VC arm of South Korea's Samsung Electronics. Samsung was joined in the funding round by Hitachi High-Tech, sk Hynix and existing investors Intel Capital, Lam Research and MKS Instruments, according to Reno Sub-Systems (Sparks, Nev.).

  Reno Sub-Systems was founded in 2014 by a group of semiconductor industry veterans with backgrounds in the manufacturing equipment and process control space. The company offers two principal technologies —  flow control for gases used in the chip making and RF power generation and matching for impedance matching of electrical loads used in the process.

  According to Chris Davis, a Reno Sub-Systems co-founder and who is also the firm's senior vice president of sales and marketing, Reno Sub-Systems has found willing investors in chip vendors and capital equipment suppliers because the company's technology is "radically better" than what has been used in the semiconductor manufacturing process for decades.

  RF matching networks currently used in the manufacturing process, for example, are based on a vacuum variable capacitor (VVC) technology that was originally patented by Nikola Tesla in 1896, Davis said. Reno Sub-Systems' products are based on an electronically variable capacitor (EVC) matching network technology and can achieve RF matching in a matter of microseconds, dramatically faster than the one to three seconds required for today's state-of-the-art VVC technology, he said.

  "The industry has been asking for improvements in the matching network for many years," Davis said in an interview with EE Times.

  Prior to founding the company, Davis and his co-founders, including Chief Technology Officers Imran Bhutta and Daniel Mudd, approached several chip makers and equipment suppliers to gauge their interest in the technology. Their enthusiast reaction convinced the group that it had technologies that the market was hungry for.

  "We are old enough that we did our own due diligence before we tried to do a startup in this crazy industry," Davis said.

  Reno Sub-Systems has now raised more than $35 million in three rounds of funding from strategic investors, including the venture arms of three of the top five semiconductor vendors and two of the four largest suppliers of etch process tools, as well as a key subsystem supplier — Shanghai's Xipu Hanxin Electronics. Davis said the company plans to use the new funding to support continued development of its technology.

  Investors see the value in Reno Sub-Systems' technology for helping them migrate to more advanced technology nodes through greater precision and process repeatability. While Davis said the company is engaged with customers and potential customers at various levels of the chip making spectrum, the list of backers makes it clear that leading edge chipmakers are the most eager to nurture and secure access to the company's technology.

  "We saw high value in Reno’s technology, so it only made sense for us to pursue an investment," said Dong-Su Kim, vice president of Samsung Venture Investment, in a press statement.

(备注:文章来源于网络,信息仅供参考,不代表本网站观点,如有侵权请联系删除!)

在线留言询价

相关阅读
Samsung Unveils UFS 5.0 Storage, Claims Industry’s Fastest with 10.8GB/s Speeds
  While advancing its next-generation HBM development, Samsung is also pushing forward on the NAND front, unveiling what it claims is the industry’s first and fastest Universal Flash Storage (UFS) 5.0 solution. According to Samsung, the device delivers sequential read speeds of up to 10.8 GB/s and write speeds of up to 9.5 GB/s, more than doubling the performance of the previous UFS 4.1 standard.  Building on this performance leap, Samsung said mass production is scheduled to begin in the fourth quarter of this year, with capacities of up to 1TB. As noted by Chosun Biz, the solution is based on JEDEC’s latest embedded storage standard, UFS 5.0, and is built on the company’s ninth-generation V-NAND technology.  According to its press release, Samsung’s UFS 5.0 is designed to enable more seamless and efficient AI experiences on next-generation mobile devices, ranging from flagship smartphones to XR headsets and AI wearables. The improved performance is expected to reduce latency and accelerate response times when running large language models (LLMs) in on-device AI applications.  UFS 5.0 Key Specs in Focus  Generative AI is rapidly migrating from cloud environments to on-device deployment, driving a sharp increase in the volume of data required for local processing. As a result, storage is shifting from a passive data repository into a core infrastructure layer that directly supports AI computation.  Against this backdrop, Samsung’s new storage solution delivers sequential read speeds of up to 10.8 GB/s and sequential write speeds of up to 9.5 GB/s, more than doubling the performance of the previous UFS 4.1 standard. On the other hand, the product’s power efficiency, according to the press release, has also been improved by over 40% compared with Samsung’s UFS 4.1 solution, driven by a range of architectural enhancements including clock gating and multi-voltage design technologies.  The device also features a more compact design. According to Samsung, the UFS 5.0 solution comes in an ultra-compact package measuring just 7.5mm × 13mm × 0.9mm, making it 16.7% smaller than its predecessor. The reduced form factor enhances design flexibility and improves internal space efficiency across a wide range of applications, including smartphones, wearables, and extended reality (XR) devices.
2026-06-25 10:40 阅读量:189
Samsung, NVIDIA Deepen Ties as Talks Reportedly Expand to HBM5 Next Year and Next-Gen Groq Chips
  Following Jensen Huang’s high-profile meetings with SK hynix during his South Korea visit, Samsung Electronics Vice Chairman Jun Young-hyun met with the NVIDIA CEO on June 8 to discuss potential cooperation in HBM and foundry services. According to The Chosun Daily, Jun said the discussions focused on collaboration in HBM and foundry. He added that the near-term priority is to ensure stable supplies of HBM4 and SOCAMM this year, while the two companies also discussed longer-term collaboration beginning next year, including HBM4E, foundry services, and HBM5.  Samsung, NVIDIA Expand Foundry Cooperation  On the foundry front, Samsung Electronics is in discussions with NVIDIA on next-generation chip production using its advanced process technologies, including the Drive AGX Thor autonomous driving chip and the Groq language processing unit (LPU), according to Seoul Economic Daily.  Jun said Samsung is manufacturing NVIDIA’s autonomous driving and Groq chips using 4nm and 8nm nodes, according to ZDNet. He added that the partnership also extends to next-generation Groq chips.  As highlighted by Seoul Economic Daily, Samsung currently manufactures the third-generation Groq LPU (LP30) on its 4nm process. Jun’s remarks suggest the company is also in position to produce the next-generation LP40, despite industry expectations that TSMC could secure the order through its advanced packaging strengths.  Samsung Details Memory Portfolio for NVIDIA  On the memory front, Samsung Electronics is supplying HBM4 (6th-generation) memory with data transfer speeds exceeding 11.7 Gbps per pin for NVIDIA’s Vera Rubin platform, according to Yonhap News. The company is also providing LPDDR5X-based SOCAMM2 modules for the Vera CPU, as well as its PCIe Gen6-based PM1763 storage solution.  Yonhap News adds that Samsung’s HBM4E combines DRAM core dies with a proprietary 4nm foundry base die, enabling operating speeds of 14 Gbps per pin and achieving up to 16 Gbps in testing.  Meanwhile, Vice Chairman Jeon stopped short of confirming whether Samsung Electronics and NVIDIA would sign a long-term memory supply agreement, saying Samsung would do its utmost as a key partner to support NVIDIA’s success, according to Newspim.  NVIDIA CEO Jensen Huang also discussed the company’s partnership with Samsung during a Q&A session following the NVIDIA Korea AI Ecosystem Reception. According to Dealsite, Huang said NVIDIA and Samsung have long collaborated in the Application-Specific Integrated Circuit (ASIC) sector and are jointly developing new ASIC products. He added that the two companies also share a long history of cooperation in memory technologies.
2026-06-10 10:37 阅读量:539
Samsung Starts Shipping Industry-First HBM4E Samples 3 Months After HBM4 Ramp; Performance Up 20%+
  Just months after rolling out HBM4 shipments in early 2026, Samsung has begun providing samples of the industry’s first 12-layer HBM4E to major global partners, according to the company’s latest press release.  Given that HBM4 shares the same 1c DRAM process and 4nm base die architecture as HBM4E, and is already in mass production, industry observers suggest the newly shipped HBM4E samples are also well positioned to transition into mass production. Samsung adds that it plans to proceed with HBM4E mass production in line with client-specific timelines.  Meanwhile, Samsung is also expanding mass production and supply of HBM4, which became the world’s first HBM4 to enter mass production and shipment in February. In December last year, Samsung’s HBM4 received top-tier evaluation after demonstrating an industry-leading 11.7Gbps speed in System-in-Package (SiP) testing, the final certification stage, the company adds.  According to News1, the latest development makes Samsung the first to supply HBM4E. Industry observers cited by the report also noted that starting from HBM4, customer-specific design flexibility and stable large-scale supply capabilities will become even more critical. Against this backdrop, Samsung’s integrated strengths across memory, foundry, and advanced packaging are expected to stand out even more clearly, the report adds.  HBM4E Upgrade with 20% Performance Boost, 30% Higher Capacity  In terms of performance, Samsung notes that HBM4E marks a notable upgrade over the previous generation, offering a stable 14Gbps pin speed that can scale up to 16Gbps for more demanding AI workloads. Compared with HBM4, the new memory delivers over 20% higher performance and reaches bandwidth of up to 3.6TB/s per stack, significantly improving compute efficiency for large language models (LLMs) and next-generation AI systems.  Additionally, Samsung’s 12-layer HBM4E is currently offered in a 48GB capacity, which is more than 30% higher than the previous generation. The company plans to expand the lineup to include 32GB (8-layer) and 64GB (16-layer) variants to better align with diverse customer requirements as well.  From an efficiency standpoint, Samsung highlights that advanced low-power design techniques and an optimized packaging architecture have improved energy efficiency by 16% while reducing thermal resistance by more than 14% compared with the previous generation.  HBM4E Progress Among Rivals  Meanwhile, progress from SK hynix and Micron in HBM4E has come under closer market scrutiny following Samsung’s advances. According to Yonhap News Agency, SK hynix had initially planned to begin HBM4E sample shipments in the second half of this year, but recent reports indicate smoother-than-expected development progress, bringing forward its timeline.  On the other hand, Micron said its first HBM4E product will follow JEDEC standards, with mass production ramp-up targeted for 2027, according to STOCK Analysis.
2026-05-29 10:18 阅读量:725
Samsung Reportedly Develops Mobile HBM Packaging With Copper Pillars, Bandwidth Up 15%–30%
  Samsung Electronics is reportedly developing a next-generation HBM packaging technology aimed at bringing high-performance on-device AI to mobile devices. According to ETNews, sources say the company is working on a “Multi Stacked FOWLP” technology that combines ultra-high-aspect-ratio copper pillars with FOWLP (Fan-Out Wafer Level Packaging) by advancing its existing VCS (Vertical Cu-post Stack) technology.  The report notes that traditional mobile memory (LPDDR) packaging still relies on copper wire bonding. However, the technology is limited to roughly 128 to 256 I/O terminals, while also suffering from higher signal loss and lower thermal and power efficiency. To address these constraints, Samsung previously introduced its VCS (Vertical Cu-post Stack) technology, which arranges DRAM dies in a staircase-style stacked structure connected by copper pillars. The newly reported technology is viewed as a further evolution of this approach through the adoption of ultra-high-aspect-ratio copper pillars.  More specifically, Samsung has increased the aspect ratio of copper pillars used in VCS packaging from 3–5:1 to 15–20:1, significantly boosting bandwidth, the report notes. However, copper pillars thinner than 10 micrometers become more vulnerable to bending and breakage. To address this issue, Samsung reportedly combined the design with an FOWLP process, which molds the chip and extends wiring outward to help support the copper pillars.  The approach could enable more I/O terminals within the same area, potentially boosting bandwidth by 15% to 30% while increasing memory stack capacity by more than 1.5 times, the report adds.  Commercialization Timeline Remains Unclear  Meanwhile, the technology is still under development, making the timeline for mass production and commercialization unclear. However, the report says industry observers believe it could be adopted as early as a later version of the Exynos 2800 or the Exynos 2900.  Notably, some industry observers said mobile HBM development and commercialization could progress more slowly than initially expected, as demand for HBM in servers, data centers, and AI accelerators is expected to remain strong for the foreseeable future. The report adds that booming demand for server and data center HBM may make it difficult for Samsung to fully concentrate its resources on mobile HBM development.  SK hynix Advances Mobile AI Packaging  SK hynix is also accelerating development of semiconductor packaging technologies for smartphones and Extended Reality (XR) devices. According to a Hankyung report published earlier this year, sources say the company is developing “High Bandwidth Storage (HBS),” a packaging solution that vertically stacks low-power (LPDDR) DRAM and NAND flash memory beside the Application Processor (AP), which handles core computing tasks in IT devices.  Hankyung notes that HBS adopts a packaging technology called “Vertical Fan-Out” (VFO). Unlike conventional wire bonding, which connects stacked memory and substrates with thin copper wires, VFO uses pillar-shaped interconnects to enable denser wiring and faster data transfer speeds, helping APs process rapidly growing AI-driven workloads.
2026-05-15 10:49 阅读量:985
  • 一周热料
  • 紧缺物料秒杀
型号 品牌 询价
CDZVT2R20B ROHM Semiconductor
BD71847AMWV-E2 ROHM Semiconductor
TL431ACLPR Texas Instruments
MC33074DR2G onsemi
RB751G-40T2R ROHM Semiconductor
型号 品牌 抢购
BU33JA2MNVX-CTL ROHM Semiconductor
BP3621 ROHM Semiconductor
IPZ40N04S5L4R8ATMA1 Infineon Technologies
ESR03EZPJ151 ROHM Semiconductor
STM32F429IGT6 STMicroelectronics
TPS63050YFFR Texas Instruments
热门标签
ROHM
Aavid
Averlogic
开发板
SUSUMU
NXP
PCB
传感器
半导体
相关百科
关于我们
AMEYA360微信服务号 AMEYA360微信服务号
AMEYA360商城(www.ameya360.com)上线于2011年,现 有超过3500家优质供应商,收录600万种产品型号数据,100 多万种元器件库存可供选购,产品覆盖MCU+存储器+电源芯 片+IGBT+MOS管+运放+射频蓝牙+传感器+电阻电容电感+ 连接器等多个领域,平台主营业务涵盖电子元器件现货销售、 BOM配单及提供产品配套资料等,为广大客户提供一站式购 销服务。

请输入下方图片中的验证码:

验证码